A fast memory limited in space close to the CPU. A cache is designed to reduce the average time to access memory.
0
votes
1answer
47 views
Finding cache block transfer time in a 3 level memory system
Following question was asked in one of entrance exams for a graduation programme. Please help me try to solve it :
A computer system has an L1 cache, an L2 cache, and a main memory
unity ...
0
votes
0answers
51 views
Finding hit ratio of a cache
Consider an array A[100] & each element occupies 4 word. A 32 word cache is used and divided into 8 word blocks. What is the hit ratio for the following statement. Assume one block is read into ...
4
votes
3answers
71 views
CPU Cache is managed by which software component?
CPU caches are used by exploiting temporal and spatial locality. My question is who is responsible for managing these caches? Is this Operating system that identifies a particular access pattern and ...
1
vote
3answers
64 views
Does the write through cache copies the whole block or just the byte which is updated?
Just a basic question to ask
Does the write through cache copies the whole block or just the byte which is updated?
I went through the following question
Array A contains 256 elements of 4 bytes ...
1
vote
2answers
40 views
Cache strategies, what reference article could I study?
So as to optimize an application, I must implement data caching: not to recompute some data - those heavy on cpu but that don't change often.
When playing with the idea, I imagined something like the ...
0
votes
2answers
976 views
Doubt regarding cache hit ratios and access time
Question 1: What is the average access time for a 3-level memory system with access time $T_1$, $2T_1$ and $3T_1$? (Hit ratio $h_1$ = $h_2$ = 0.9)
The solution given is: $0.9[T_1] + 0.1(0.9[2*T_1] + ...
2
votes
0answers
39 views
Determine interference factors in parallel computing
Parallel processes interfere with each other in many ways, by competing for shared resources such as shared caches, memory, disks, etc.
Would it be possible to determine latent factors just with a ...
5
votes
1answer
124 views
Why can L3 caches hold only shared blocks?
In a recent CACM article [1], the authors present a way to improve scalability of shared and coherent caches. The core ingredient is assuming the caches are inclusive, that is higher-level caches ...
10
votes
2answers
1k views
What happens to the cache contents on a context switch?
In a multicore processor, what happens to the contents of a core's cache (say L1) when a context switch occurs on that cache?
Is the behaviour dependent on the architecture or is it a general ...
9
votes
1answer
191 views
Research on evaluating the performance of cache-obliviousness in practice
Cache-oblivious algorithms and data structures are a rather new thing, introduced by Frigo et al. in Cache-oblivious algorithms, 1999. Prokop's thesis from the same year introduces the early ideas as ...
22
votes
2answers
312 views
Are generational garbage collectors inherently cache-friendly?
A typical generational garbage collector keeps recently allocated data in a separate memory region. In typical programs, a lot of data is short-lived, so collecting young garbage (a minor GC cycle) ...
