Skip to main content
deleted 128 characters in body
Source Link

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device determines the number of addresses which makes sense to me, as it says for $n$ address lines going into the device there will be $2^n$ addresses.

What doesn't make sense is this:

a memory device with 28 address lines going into it has $2^{28}$ = 256 Meg locations. This means that 28 address bits from the full address must be used to identify a memory location within that device. All of the remaining bits of the full address will be used to enable or disable the device.

I do get the concept of the full address but I do not understand how if there are only 28 address lines and each carries one bit, and its a 28 bit address how there can be any more data?

Say 4 bits from a 32 bit address are used to activate the memory device, where because there are the 4no more address lines to carry thesethe bits used to enable or disable the device?

In the previous chapter the books also talks about a chip select being used to activate a memory device, but now says that part of the full address is used for this All of the remaining bits of the full address will be used to enable or disable the device.

Could somebody help me understand this please?

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device determines the number of addresses which makes sense to me, as it says for $n$ address lines going into the device there will be $2^n$ addresses.

What doesn't make sense is this:

a memory device with 28 address lines going into it has $2^{28}$ = 256 Meg locations. This means that 28 address bits from the full address must be used to identify a memory location within that device. All of the remaining bits of the full address will be used to enable or disable the device.

I do get the concept of the full address but I do not understand how if there are only 28 address lines and each carries one bit how there can be any more data?

Say 4 bits from a 32 bit address are used to activate the memory device, where are the 4 address lines to carry these bits?

In the previous chapter the books also talks about a chip select being used to activate a memory device, but now says that part of the full address is used for this All of the remaining bits of the full address will be used to enable or disable the device.

Could somebody help me understand this please?

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device determines the number of addresses which makes sense to me, as it says for $n$ address lines going into the device there will be $2^n$ addresses.

What doesn't make sense is this:

a memory device with 28 address lines going into it has $2^{28}$ = 256 Meg locations. This means that 28 address bits from the full address must be used to identify a memory location within that device. All of the remaining bits of the full address will be used to enable or disable the device.

I do get the concept of the full address but I do not understand how if there are only 28 address lines and each carries one bit, and its a 28 bit address how there can be any more data because there are no more address lines to carry the bits used to enable or disable the device?

In the previous chapter the books also talks about a chip select being used to activate a memory device, but now says that part of the full address is used for this All of the remaining bits of the full address will be used to enable or disable the device.

Could somebody help me understand this please?

turn quoted part into wrappable block with discernable exponent
Source Link

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device determinedetermines the number of addresses which makes sense to me, as it says for n$n$ address lines going into the device there will be 2n$2^n$ addresses.

What doesntdoesn't make sense is this:

a memory device with 28 address lines going into it has 228 = 256 Meg locations. This means that 28 address bits 
from the full address must be used to identify a memory location within that device. All of the remaining bits 
of the full address will be used to enable or disable the device.

a memory device with 28 address lines going into it has $2^{28}$ = 256 Meg locations. This means that 28 address bits from the full address must be used to identify a memory location within that device. All of the remaining bits of the full address will be used to enable or disable the device.

I do get the concept of the full address but I do not understand how if there are only 28 address lines and each carries one bit how there can be any more data?

Say 4 bits from a 32 bit address are used to activate the memory device, where are the 4 address lines to carry these bits?

In the previous chapter the books also talks about a chip select being used to activate a memory device, but now says that part of the full address is used for this All of the remaining bits of the full address will be used to enable or disable the device.

Could somebody help me understand this please?

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device determine the number of addresses which makes sense to me, as it says for n address lines going into the device there will be 2n addresses.

What doesnt make sense is this:

a memory device with 28 address lines going into it has 228 = 256 Meg locations. This means that 28 address bits 
from the full address must be used to identify a memory location within that device. All of the remaining bits 
of the full address will be used to enable or disable the device.

I do get the concept of the full address but I do not understand how if there are only 28 address lines and each carries one bit how there can be any more data?

Say 4 bits from a 32 bit address are used to activate the memory device, where are the 4 address lines to carry these bits?

In the previous chapter the books also talks about a chip select being used to activate a memory device, but now says that part of the full address is used for this All of the remaining bits of the full address will be used to enable or disable the device.

Could somebody help me understand this please?

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device determines the number of addresses which makes sense to me, as it says for $n$ address lines going into the device there will be $2^n$ addresses.

What doesn't make sense is this:

a memory device with 28 address lines going into it has $2^{28}$ = 256 Meg locations. This means that 28 address bits from the full address must be used to identify a memory location within that device. All of the remaining bits of the full address will be used to enable or disable the device.

I do get the concept of the full address but I do not understand how if there are only 28 address lines and each carries one bit how there can be any more data?

Say 4 bits from a 32 bit address are used to activate the memory device, where are the 4 address lines to carry these bits?

In the previous chapter the books also talks about a chip select being used to activate a memory device, but now says that part of the full address is used for this All of the remaining bits of the full address will be used to enable or disable the device.

Could somebody help me understand this please?

Source Link

Memory Address Lines

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device determine the number of addresses which makes sense to me, as it says for n address lines going into the device there will be 2n addresses.

What doesnt make sense is this:

a memory device with 28 address lines going into it has 228 = 256 Meg locations. This means that 28 address bits 
from the full address must be used to identify a memory location within that device. All of the remaining bits 
of the full address will be used to enable or disable the device.

I do get the concept of the full address but I do not understand how if there are only 28 address lines and each carries one bit how there can be any more data?

Say 4 bits from a 32 bit address are used to activate the memory device, where are the 4 address lines to carry these bits?

In the previous chapter the books also talks about a chip select being used to activate a memory device, but now says that part of the full address is used for this All of the remaining bits of the full address will be used to enable or disable the device.

Could somebody help me understand this please?