When changing the write enable signal, of a memory element, from 1 to 0, what effect does the pipeline's register's output glitch have? Glitch that all of digital logic has, for the time of propagation delay $t_{pd}$. Won't it cause an unnecessary write?

  • $\begingroup$ Is this translated from some less popular language to English by machines without helpful human care? It might be better if you can post the original problem in its original language so that some user here will be able to translate it better. $\endgroup$ – Apass.Jack Dec 31 '18 at 20:38
  • $\begingroup$ @Apass.Jack Hope it's a bit clearer now. $\endgroup$ – Desperado Jan 1 at 13:21

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Browse other questions tagged or ask your own question.