I am reading about a counter implementation in RISC Architecture. The specification reads,
Sticky overflow bit is set when the counter wraps through zero.
I can infer that the overflow bit is set when the counter reaches maximum value(all 1's) and another increment makes it 0(all 0's). What is the meaning of the sticky overflow bit?