Does the cpu interface with a memory controller to read the cache? What happens when data is not in the cache, a cache miss, does it automatically fetch the data?


1 Answer 1


Information about on die structures are scarce for the intel CPUs. You can look at https://en.wikichip.org/wiki/amd/microarchitectures/zen#Memory_Controller for information on AMD CPUs. Especially the following images:


AMD CPU description

You have the actual die seen under a microscope for the Zen microarchitecture. You clearly see the L3 and L2 controllers. There is one L2 cache per core while there is a shared big L3 cache in the middle.


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.