# why are WAW and WAR hazards not possible in mips architecture

i have read about data hazards and then came across that mips architecture doesn't allow WAR AND WAW hazards can someone please help me understand it? the reason is not given in the book the MIPS pipeline is divided into :

1.IF(instruction fetch) 2.ID(decode the instruction) 3.EX(execute instruction) 4.MEM(write or read from the memory) 5.WB(write back to the register file) for eg in case of WAW hazards :

I1:  |IF|ID|EX|MEM|WB |
I2      |IF|ID|EX |MEM|WB|


The above is expected way in which the instructions execute without data hazards
but here the second instruction has to wait till the WB phase of the instruction I1 for getting the value of R1 hence it will stall till the value of R1 is available in register file i.e till WB phase of the I1. here what my doubt is in case I2 Takes less number of clock cycles than I1 for completion then can I2 access the register file going to WB phase directly in case it has nothing to do in the phase of MEM will this give rise to a hazard?

• Where have you read that? What are your thoughts about the matter? – Raphael Jan 4 '18 at 12:23
• I find your post very hard to understand. Please take some care splitting your narrative into proper English sentences. Also, use Markdown formatting for lists and code. (You're still missing a reference: which book?) – Raphael Jan 4 '18 at 17:50
• I have read the concept from my class notes but saw this in a video course youtube.com/watch?v=9mpOG9YtSLc&t=1242s not i dont know which standard book that professor referred to – venkat Jan 4 '18 at 18:05
• please see this video at 17:58 youtube.com/watch?v=9mpOG9YtSLc&t=1242s – venkat Jan 4 '18 at 18:06
• Please include those references in the questions, comments may vanish. :) (If your prof quotes a book without saying why a) check the syllabus or similar, and if you find nothing b) ask them to please credit their sources. – Raphael Jan 4 '18 at 19:22