Questions tagged [computer-architecture]
Questions about the organization and design of computer hardware.
1,032
questions
0
votes
0
answers
10
views
What kinds of operations do modern GPU (Ampere architecture in particular) perform on FP or INT processing units?
I have a cool algorithm that I've designed while using my laptops M4000M(maxwell) graphics card. I'm looking to get a beefier desktop card to add more oomph to my calculations but find myself in a ...
1
vote
2
answers
45
views
What kind of data does L1, L2, L3 cache hold?
I understand that caches are the smallest and fastest memory that is integrated into the CPU. However, what I am confused about is the information that it holds. From what I know, the capabilities of ...
- 19
1
vote
0
answers
21
views
Is there any video where I can see how different data rates impact daily activities?
I've been learning about data speed and width and the rate of the bus where information is transmitted between components. But I can't see or understand how fast is the transmission.
For example, in ...
- 19
0
votes
1
answer
25
views
Are GPU's only a fraction of the cost of supercomputers?
According to wikipedia, the Frontier supercomputer is the largest supercomputer in the world, at 1 exaFLOPS, and cost 600 million USD.
I am quite surprised that the largest supercomputer only has 1 ...
- 3,464
-1
votes
2
answers
21
views
What does interface and peripheral functions mean?
I know that interface means a point where any two things meet and interact, but I can't seem to wrap my head around the term when they use it in computers.
A chipset performs interface and peripheral ...
- 19
0
votes
0
answers
15
views
2 -bit branch predictor : How we compute the prediction
I have studied the theory on branch predictors, however I am still confused . I can't figure out how we know compute the prediction .
Example:
A system has a BHT with 2-bit predictors initialised at ...
- 201
1
vote
1
answer
29
views
Finding bits per address in memory
I dont know if this is any important IRL, but I am trying to understand lines below.
4K words of main memory (this implies 12 bits per address).
4M X 16 means the memory is 4M long (4M = $2^2 \times
...
- 15
-3
votes
0
answers
33
views
Moore law prediction
Is Moore's law is about hardware or is it also about the computation power of CPU? or whole system?
I went through link here and it looks its more about CPU but can we apply it for whole system? Is it ...
- 91
-1
votes
1
answer
34
views
0
votes
1
answer
121
views
What can be the topic of my assignment for presentation about overall computing performance?
I have received the below question for presentation. It was random assignment, its not my field. What is this specifically in Computer Architecture?
how CPU and GPU architecture, memory bandwidth/...
- 91
0
votes
0
answers
48
views
How do I determine how many blocks have been replaced and what the hit ratio is of the following direct-mapped cache?
I have a direct-mapped cache with the following properties:
Address size = 32 bits
Cache block size = 8 words
Entries = 32
So we can see the cache as a 32 by 8 table where the index selects the row ...
- 131
0
votes
2
answers
46
views
Are all CPU computations done using registers?
From my understanding, a CPU register is a temporary storage or working location built into the CPU itself. The CPU includes some functional units such as the ALU (which is part of the chip, as far as ...
0
votes
1
answer
27
views
Does cache hit time include both time to read a cache and time to write a cache?
For example, if it takes 1 cycle to read the cache and 3 cycles to write the cache, is the hit time equal to 4 cycles? Also, does this vary based on whether the cache is an instruction cache or a data ...
-1
votes
5
answers
126
views
Can computers only add?
So recently I've been involved in a discussion and I was told that literally the only thing computer can do is addition. Is that true? What about logic operations? Aren't they performerd by physical ...
1
vote
1
answer
48
views
How can this MIPS processor execute one instruction in one cycle?
I'm reading section 7.3 (SINGLE CYCLE PROCESSOR) of Digital Design and Computer Architecture, Second Edition by David Money Harris.
At the end of the section the autor shows this MIPS processor and ...
- 13
1
vote
1
answer
29
views
What does it mean unambiguously that a number is value 0 up to numerical precision?
I was reading that a quantity $x$ is $0$ upt to numerical precision. What does this statement formally mean -- especially in the context of numerical methods or real computers.
I looked up in google ...
- 2,910
0
votes
1
answer
24
views
Difficulty understanding how federation increases cache performance for databases?
I am studying system design for distributed systems and in this page (https://github.com/donnemartin/system-design-primer), one of the following advantages was mentioned for federation for databases ...
- 125
2
votes
0
answers
41
views
Von Neumann mixed with Havard in modern CPU?
Modern CPUs (for a very wider range of "modern") use separate data- and instruction-caches. So at the core they (probably) have separate busses for data and instructions. Does that make the &...
- 121
0
votes
1
answer
144
views
What is the difference between clock cycle and clock period?
I'm reading Computer Organization and Design Sixth edition by Patterson and they define clock speed as this:
Almost all computers are constructed using a clock that determines when events take place ...
- 1
0
votes
0
answers
30
views
Performance of CPU with two caches
I was very confused how to solve the problem when there are two levels of cache, My doubt is how does we quantify the performance when there are two caches. Consider a problem like this
Cache L1 ...
user145450
0
votes
1
answer
14
views
preprocessing or real time for magnification of portions of video
Im new at CS and would like to gather preliminary information to approach an interactive art project.
I want to construct a grid of videos - think about a matrix M = m x n where Mi,j is a video that ...
- 101
1
vote
3
answers
313
views
How bits translated into text on the screen?
recently i started studying computer science and computer graphics, and one question really haunts me. Mby someone can explain this. How bit patterns become translated into (for example ) text. I know ...
0
votes
2
answers
47
views
In Programming data types size are depends upon what?
In Programming there is different data types (int , cahr , bool ,
float ) and they have different sizes (1,2,4,8 .. Bytes) , and the
size of data type are depends upon hardware or architecture of
...
- 1
1
vote
3
answers
178
views
Why is C still the fastest? Critique my take
A friend and I were surprised that C still has near-best performance among languages. I thought about why this is, and I wrote up a few paragraphs. I wonder if the friendly folks on CS stack could ...
- 115
0
votes
1
answer
32
views
Assembly language addressing mode instructions
I am studying assembly language. I feel very difficult in understanding few instruction.
ADD R1,R2,[R3]
ADD R1, R2, R3
What is the difference between these two instructions. I think second instruction ...
user145450
1
vote
2
answers
47
views
How are instructions from software sent to digital circuit in cpu?
I am studying computer architecture in my university and there is something that's troubling me. I get the bigger picture of how instructions are executed in the fetch - execute cycle and the complete ...
- 25
0
votes
0
answers
18
views
If I open & connect with 1 protocol to every port (all 65535) can we still open another protocol socket?
I understand and have googled how TCP & UDP can work simultaneously BUT does this assume there are unused ports to dynamically allocate?
So if all ports are used by TCP can UDP still connect & ...
0
votes
0
answers
18
views
What is meant by capability-based addressing and capability-system model?
What is meant by capability-based addressing and capability-system model? For context, I'm trying to understand the paper on Capability Hardware Enhanced RISC Instructions (CHERI). I haven't been ...
0
votes
0
answers
20
views
Computations in sequential implementation of Y86 instructions
I try to write down computation for Y86 instruction:
...
- 1
1
vote
0
answers
11
views
Why place of MA in MB then copy from MB to IR rather than going straight from MA to IR
During the fetch stage of the fetch-execute cycle, why are the contents of the cell whose address is in the MA (memory address register) placed in MB (memory buffer) then copied to IR (instruction ...
- 11
0
votes
1
answer
71
views
Max RAM capacity on modern cpus
I am wondering why modern consumer cpu usually has 128GB memory limit when server cpu supports terabytes. 128GB is really not that much.
Do they really can't handle more RAM? How wide is their address ...
- 1
3
votes
2
answers
66
views
Why do we not use continuous real quantities to represent continuous numbers
I've just been doing some pondering, and given the fact that computers already operate on fundamentally continuous physical quantities, and then we have to use transistors to turn those real ...
- 31
0
votes
0
answers
26
views
Calculating memory bandwidth
There's something I'm confused about in calculating the bandwidth. It's defined as number of bytes transferred, and we know that each word is 2 bytes, why are we multiplying 4 words by 4?
0
votes
0
answers
138
views
8-bit binary to bcd converter Verilog
We have been given task to write a 8-bit binary to bcd converter Verilog code, using structural code NOT behavioural, is it possible to guide us how can we create 8-bit binary to bcd converter using ...
0
votes
1
answer
44
views
Addition in One's Complement
It is my belief that addition in one's complement is done the same way as unsigned addition except that if there is a carry out in the most significant bit then that carry is added to the last ...
- 349
0
votes
0
answers
22
views
Minimum bitrate of common bus (I/O system) with minimum delay
I have a 32-bit MIPS which is connected to the main memory and a I/O system which is related to memory-mapped I/O, while there is DMA controller. The I/O system has discrete I/O communication lines ...
0
votes
0
answers
55
views
Calculate memory size given address and its value
Given the address 00011001111011101111101011011111 and it save a value
0x1FA0CBB7. Calculate the memory size in KB
What i try: the address has 32 bits so the memory size is 2^32 = 4294967296 bytes ...
11
votes
3
answers
4k
views
Why is a 4 KB alignment requirement imposed on Intel Core i7 page tables for Linux
I'm reading CSAPP and couldn't wrap my head around this part:
Summary of what the section says:
Intel Core i7 support a 48-bit virtual address space and 52-bit physical address space.
Core i7 uses a ...
0
votes
0
answers
24
views
Superscalar design on SimpleScalar simulation
I've learnt theoretically Computer Architecture at uni.However I can't wrap my head around it in practice. I am using Simple Scalar tool to simulate a benchmark program with configurable computer ...
- 1
3
votes
1
answer
27
views
Is there a meta-analysis of this concept anywhere?
In a textbook on systems and networks, it states "Stated broadly, a program tends to access a relatively small region of memory irrespective of its actual memory footprint in any given interval ...
- 51
1
vote
0
answers
77
views
How the data is transferred from main memory to hard disk?
I understand that data is transferred from the main memory to the CPU and vise versa using the data bus. But, I am unable to understand, how the data is being transferred from the main memory to the ...
- 11
0
votes
1
answer
49
views
Which part of the CPU is responsible for executing instructions
I was reading about the machine cycle. Everything was clear until I started with the execution of instructions. I know how an ALU and a CU work. I'm also aware of the process of fetching and decoding. ...
- 41
0
votes
2
answers
133
views
How does a CPU do function calls?
Besides basic instructions for a general-purpose computer (binary arithmetic, move instruction, and jump on condition), it seems you can't implement a universal turing machine (is that even the right ...
- 125
0
votes
0
answers
20
views
Is there a role of Systems design & architecture in AI?
I want to know if there's a role of systems architecture in AI/ML implementations. I'm a Middleware architect and have a good understanding of systems design. Did a Udacity course in the past on Self ...
- 1
0
votes
0
answers
173
views
Alu architecture of a Hack Computer
I'm currently studying the ALU architecture (of a Hack computer) and how it works.
As part of my assignments, I have been asked the following question:
If we want the ALU to compute the function y-1, ...
- 1
-1
votes
2
answers
84
views
Is it possible to build a computer whose "ALU" is a single NAND gate?
I am not asking about if it is possible to build a computer using only NAND gates, since that question has been asked infinite times. I wonder if it is possible to replace the “ALU” in the cpu of a ...
- 11
2
votes
4
answers
259
views
Can there be a computer without software (only hardware)?
Can there be a computer without software (only hardware) which can produce meaningful output?
"Software" would be for example an operating system (whether in the level of "firmware&...
- 23
0
votes
2
answers
53
views
If a 32-bit computer system is being used, what are the size of the data/address/control bus width? [duplicate]
Are they exactly 32bits for a 32-bit system ?
- 103
0
votes
1
answer
31
views
What are the width of data/control/address bus for a 32-bit CPU?
Are they exactly 32bits for a 32-bit CPU?
- 103
1
vote
0
answers
31
views
How can DRAM memory speeds be improved?
What are some ways with which we can improve the speed of dynamic RAMs?
- 11