Questions tagged [computer-architecture]

Questions about the organization and design of computer hardware.

Filter by
Sorted by
Tagged with
-1
votes
0answers
31 views

Can we find 1's complement of a positive signed number? [closed]

I wanted to ask that can we find 1's complement of a signed/unsigned positive number. (Here 2's complement mean the radix complement and 1's complement [that we study in computer system architecture]) ...
-1
votes
0answers
15 views

Calculating Effective CPI

I'm stuck on this question if I could get some help? Calculate the effective CPI (taking into account both instruction execution and memory access) for the following unified instruction and data cache....
0
votes
0answers
15 views

Calculating memory bandwidth

There's something I'm confused about in calculating the bandwidth. It's defined as number of bytes transferred, and we know that each word is 2 bytes, why are we multiplying 4 words by 4?
0
votes
0answers
33 views

8-bit binary to bcd converter Verilog

We have been given task to write a 8-bit binary to bcd converter Verilog code, using structural code NOT behavioural, is it possible to guide us how can we create 8-bit binary to bcd converter using ...
0
votes
1answer
22 views

Addition in One's Complement

It is my belief that addition in one's complement is done the same way as unsigned addition except that if there is a carry out in the most significant bit then that carry is added to the last ...
-1
votes
0answers
15 views

Is this depiction of dual 4x1 multiplier correct?

Please tell me if the logic behind table is correct and is the block diagram correct
0
votes
0answers
21 views

Minimum bitrate of common bus (I/O system) with minimum delay

I have a 32-bit MIPS which is connected to the main memory and a I/O system which is related to memory-mapped I/O, while there is DMA controller. The I/O system has discrete I/O communication lines ...
0
votes
0answers
37 views

Calculate memory size given address and its value

Given the address 00011001111011101111101011011111 and it save a value 0x1FA0CBB7. Calculate the memory size in KB What i try: the address has 32 bits so the memory size is 2^32 = 4294967296 bytes ...
11
votes
3answers
4k views

Why is a 4 KB alignment requirement imposed on Intel Core i7 page tables for Linux

I'm reading CSAPP and couldn't wrap my head around this part: Summary of what the section says: Intel Core i7 support a 48-bit virtual address space and 52-bit physical address space. Core i7 uses a ...
0
votes
0answers
14 views

Superscalar design on SimpleScalar simulation

I've learnt theoretically Computer Architecture at uni.However I can't wrap my head around it in practice. I am using Simple Scalar tool to simulate a benchmark program with configurable computer ...
3
votes
1answer
23 views

Is there a meta-analysis of this concept anywhere?

In a textbook on systems and networks, it states "Stated broadly, a program tends to access a relatively small region of memory irrespective of its actual memory footprint in any given interval ...
1
vote
0answers
37 views

How the data is transferred from main memory to hard disk?

I understand that data is transferred from the main memory to the CPU and vise versa using the data bus. But, I am unable to understand, how the data is being transferred from the main memory to the ...
0
votes
1answer
34 views

Which part of the CPU is responsible for executing instructions

I was reading about the machine cycle. Everything was clear until I started with the execution of instructions. I know how an ALU and a CU work. I'm also aware of the process of fetching and decoding. ...
0
votes
2answers
73 views

How does a CPU do function calls?

Besides basic instructions for a general-purpose computer (binary arithmetic, move instruction, and jump on condition), it seems you can't implement a universal turing machine (is that even the right ...
0
votes
0answers
17 views

Is there a role of Systems design & architecture in AI?

I want to know if there's a role of systems architecture in AI/ML implementations. I'm a Middleware architect and have a good understanding of systems design. Did a Udacity course in the past on Self ...
0
votes
0answers
92 views

Alu architecture of a Hack Computer

I'm currently studying the ALU architecture (of a Hack computer) and how it works. As part of my assignments, I have been asked the following question: If we want the ALU to compute the function y-1, ...
-1
votes
2answers
79 views

Is it possible to build a computer whose "ALU" is a single NAND gate?

I am not asking about if it is possible to build a computer using only NAND gates, since that question has been asked infinite times. I wonder if it is possible to replace the “ALU” in the cpu of a ...
2
votes
4answers
248 views

Can there be a computer without software (only hardware)?

Can there be a computer without software (only hardware) which can produce meaningful output? "Software" would be for example an operating system (whether in the level of "firmware&...
0
votes
2answers
48 views
0
votes
1answer
24 views

What are the width of data/control/address bus for a 32-bit CPU?

Are they exactly 32bits for a 32-bit CPU?
1
vote
0answers
30 views

How can DRAM memory speeds be improved?

What are some ways with which we can improve the speed of dynamic RAMs?
0
votes
0answers
11 views

What are the chances of fusing a quantum computer and a parallel computer and what potential dangers/ benefits does it bring?

From my EPQ research I came to know that quantum computers require certain conditions to function optimally such as: low temperature so that electrons do not get disturbed etc. I've also read a book ...
0
votes
1answer
38 views

Where does tag directory is stored

I am studying direct mapping in cache. I understood the concepts like dividing into blocks and lines , tag directory etc. When solving numerical problems of finding main memory size or tag directory ...
-3
votes
1answer
23 views

8085 microprocessor connection of CPU data bus with RAM data bus

What would happen if the CPU data-bus bit 2 is connected to the RAM data-bit 5 and CPU data-bus bit 5 is connected to RAM data bit 2? Assume the rest of the connections are all right – explain.
1
vote
1answer
37 views

Do number of registers and width of register have to be the same?

I am studying Computer Architecture with MIPS-32. The example system has 32 registers with each register having a width of 32 bit. If I would want 128 registers instead of 32 registers, would I have ...
20
votes
9answers
4k views

Would it be wrong to say that the processor (and hardware) is the implementation of an interpreter for machine language?

The question is basically in the title. I know that a computers hardware is of course some physical object, where as the interpreter is some abstract thing that does something abstract with the code ...
0
votes
1answer
55 views

What determines bus speed?

I would like to know what determines bus speed in a CPU. I know about bus width, that all makes sense, but since electrical pulses travel at light speed I don't understand why bus speed is measured ...
0
votes
1answer
36 views

What does 'single sequential computer' mean?

I'm from a non-technical background. (Mentioning this for the convenience of explanation w.r.t intelligibility) Book Name - "Introduction to Algorithms" Authors - Thomas H. Cormen, Charles E....
0
votes
1answer
38 views

Confusion regarding calculation of estimated memory access time in a system containing only a cache and main memory for simplicity

Let us consider a system having cache and main memory. Now suppose we are asked to find the average memory access time. Let $h$ be the hit ratio for the cache, $t_c$ be the cache access time, $t_m$ be ...
1
vote
2answers
173 views

Will we ever move towards 128 bit architecture?

Will the IBM PC ever move towards 128 bit architecture? Is that even possible or is the 64 bit architecture we have now the ceiling?
0
votes
1answer
30 views

Why does this branch data hazard happen during the instruction decode stage?

Suppose I have the following MIPS code on a CPU with forwarding enabled: ...
0
votes
0answers
16 views

Question about GPU workload dispatch and interconnect

there are very few materials about GPU architectures and how each of the GPU cores is connected in the SoC. I am quite confused on how in general the GPU cores are usually connected together, is it ...
1
vote
0answers
28 views

system architecture or software architecture

I was trying to get started with a small project but I quickly realized I had to do more research on the subject. Suppose, when creating a site, in production, there's a certain structure how the ...
0
votes
3answers
149 views

Where is actually ASCII is stored in computer?

I am learning some basics in computer. In that in ASCII I read if 65 is A . When we pressing key A what is happening next? Is the electric signal is passing as on & off & reaching to decimal ...
1
vote
0answers
28 views

Number of stall cycles when there is only EX/MEM pipeline registers or only MEM/WB pipeline register

I am working on a problem which is related to The processor. The problem is the problem 4.12 in the book whose title is "Computer Organization and Design". The problem has the assumption as ...
0
votes
1answer
78 views

What does it mean for a computer to be general-purpose?

There is a lot of Turing machine out there. Most of them are purpose-specific. What make universal Turing machine universal? How do we know or prove if a computer is universal? Edited: Is ...
1
vote
2answers
203 views

What kind of binary compatibility is present for 2 processors sharing an Instruction Set?

Consider Intel x86 and AMD x86 Processors. As I understand, since they use the same Instruction Set, in theory an application compiled for Intel x86 processor would run without any modification on ...
0
votes
0answers
19 views

Bus Bandwidth Calculations

I cannot understand this question and the model answer for it and I wonder if anyone here is able to help me. Question: ...
0
votes
2answers
40 views

In what stage is next PC address available or known to the processor?

Assuming you know the meaning of pipelining in Computer architecture & organization. When is the next PC address or jump address available or known to the processor? In this lecture, https://youtu....
1
vote
1answer
178 views

Memory Address Lines

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device ...
4
votes
2answers
213 views

Why did finite-state controller with datapath win?

I just finished watching the 1986 SICP lectures, and the concepts are rolling around in my head. My question: why is "finite-state controller with datapath" the implementation of computer ...
0
votes
1answer
40 views

What would happen if while making a connection between memory and CPU, the address lines get's interchanged

While making a circuit connection between Micro Processor and Memory Chips, the Address Lines A0 and A1 got interchanged. Means A0 of address bus got connected wrongly with A1 of Memory chip and A1 of ...
2
votes
1answer
52 views

How does software prefetching work with in order processors?

From prof. Onut Mutlu's slides on prefetching, this example has been shown as software prefetching: ...
0
votes
0answers
22 views

logic and communication technicalities between computer components

Concerning modern computers communicating with each other it is my understanding that computers are reading patterns in current flow and interpreting those patterns of current flow as ours 1's and 0's....
1
vote
3answers
108 views

Cache coherence is worthless and does nothing?

When you perform a write on a multi-cpu system, relevant cache flushes are done to ensure that the other cpus see the change immediately. BUT That write was issued from an independent thread on a ...
5
votes
1answer
59 views

Understanding IBM370 Relaxed Memory Consistency

In the report "Shared Memory Consistency Models: A Tutorial" (https://www.hpl.hp.com/techreports/Compaq-DEC/WRL-95-7.pdf), the authors explain the difference between IBM370, Total Store ...
0
votes
1answer
23 views

Average Access time in caches

I know that the average access time for systems with level 1 caches is: Average Access Time = Hit time + (Miss Rate x Miss Penalty) How can this be generalized for n level caches?
1
vote
1answer
52 views

Assembly Language Step By Step: Why deviate from the norm and design computers where the presence of voltage encodes a 0 bit?

That the presence of voltage across a switch encodes 12 is purely arbitrary... Jeff Duntemann's book mentions: We could as well have said that the lack of voltage indicates a binary 1 and vice versa (...
2
votes
1answer
55 views

Why does CLRS refer to the disk parts as pages rather than blocks?

I recently decided to review the B-tree chapter (chapter 18, p 486 in 3ed) in Introduction Algorithms, and found that they call pages what I always referred to as blocks or clusters: In order to ...
0
votes
1answer
105 views

How much faster is the ideal machine without the memory structural hazard versus the machine with the hazard?

I am learning computer architecture and organization. I have the following doubt. Given below is a question along with its solution as seen in number 5 of some homework assignment solutions. But I ...

1
2 3 4 5
21