Questions tagged [cpu]

CPU, stands for Central Processing Unit. It is responsible for carrying out the instructions of a computer program by performing the basic arithmetic, logical, control and input/output (I/O) operations specified by the instructions.

Filter by
Sorted by
Tagged with
0 votes
0 answers
16 views

How is CPU timesharing working when I launch nested tasks

I launch 3 tasks, each of them using 4 threads. Those 3 tasks each launch a single subtask using 6 threads, each. Both the upper level 3 tasks and 3 subtasks are resource-heavy. And I have a 6 core, ...
user avatar
  • 111
-1 votes
1 answer
24 views

Why there is no user interaction between uni-programming and multi-programming systems?

I was going through my Operating Systems book and in the disadvantages, they wrote that there is no user interaction between the user and computer in uni-programming and multi-programming systems and ...
user avatar
  • 3
0 votes
1 answer
33 views

How does CPU determine Reserved Exponent cases?

Using IEEE 754 algorithm i assume, that it can be implemented in a branchless way. But how does CPU determine special cases (Reserved Exponent values): Exponent Significand is 11111111 000000000... ...
user avatar
  • 103
0 votes
1 answer
121 views

What can be the topic of my assignment for presentation about overall computing performance?

I have received the below question for presentation. It was random assignment, its not my field. What is this specifically in Computer Architecture? how CPU and GPU architecture, memory bandwidth/...
user avatar
  • 97
0 votes
3 answers
84 views

How is pipelining possible?

As far as I understand pipelining is a way to excecute a instruction every clock cycle. It is a process performed on single cores. My question is how does the control unit handle this, at some point ...
user avatar
  • 3
0 votes
2 answers
46 views

Are all CPU computations done using registers?

From my understanding, a CPU register is a temporary storage or working location built into the CPU itself. The CPU includes some functional units such as the ALU (which is part of the chip, as far as ...
user avatar
-1 votes
5 answers
129 views

Can computers only add?

So recently I've been involved in a discussion and I was told that literally the only thing computer can do is addition. Is that true? What about logic operations? Aren't they performerd by physical ...
user avatar
-1 votes
1 answer
55 views

Why windows 11 does not support old cpu?

I know CPUs execute machine language code. Also I know operating systems such as Windows and Linux are a piece of code. But I cannot understand why Windows 11 does not run on a somewhat old CPU. Can ...
user avatar
6 votes
2 answers
2k views

What does the program counter do?

I was browsing the architecture of a simple CPU but there is one thing a cannot understand. Why is there data from the ALU going to the program counter and what is that data for?
user avatar
  • 61
0 votes
0 answers
18 views

Misunderstanding Readjustment of CPI calculation

I have a practice problem I have been working through in an effort to understand processor time calculation and CPI calculation. The problem is given as such: Two machines are given: In machine A the ...
user avatar
  • 1
0 votes
1 answer
71 views

Max RAM capacity on modern cpus

I am wondering why modern consumer cpu usually has 128GB memory limit when server cpu supports terabytes. 128GB is really not that much. Do they really can't handle more RAM? How wide is their address ...
user avatar
  • 1
0 votes
1 answer
40 views

Logical vs physical address program loaded into RAM, how re-mapping done?

What are common primary mechanisms to "re-map" between physical memory in RAM, and the addresses used in a program before it is loaded into RAM? In image below for example, the LOAD 12 ...
user avatar
  • 1
0 votes
0 answers
24 views

Superscalar design on SimpleScalar simulation

I've learnt theoretically Computer Architecture at uni.However I can't wrap my head around it in practice. I am using Simple Scalar tool to simulate a benchmark program with configurable computer ...
user avatar
0 votes
1 answer
19 views

MIPS pipeline: MEM stage takes one cycle?

Apparently, each stage of the MIPS processor pipeline takes one CPU cycle. According to this, a memory write can take more than one cycle: 1 cycle to read a register 4 cycles to reach to L1 cache 10 ...
user avatar
  • 143
1 vote
1 answer
118 views

How many clock cycles are used to run my code?

Suppose that I want to know the number of the cycles of cpu clock that uses to run a specific code written with a specific programming language, like Python or others. Can I do it? I mean, do you have ...
user avatar
0 votes
1 answer
49 views

Which part of the CPU is responsible for executing instructions

I was reading about the machine cycle. Everything was clear until I started with the execution of instructions. I know how an ALU and a CU work. I'm also aware of the process of fetching and decoding. ...
user avatar
0 votes
2 answers
139 views

How does a CPU do function calls?

Besides basic instructions for a general-purpose computer (binary arithmetic, move instruction, and jump on condition), it seems you can't implement a universal turing machine (is that even the right ...
user avatar
  • 125
1 vote
3 answers
100 views

Do modern computers prevent instructions being executed by audio? If so, how?

Most know that early phones and modems, and still, fax machines, sent information through the use of tones. This got me thinking - could audio be a viable vector for executing instructions by a bad ...
user avatar
0 votes
0 answers
77 views

Why we need CPU registers with pipeline?

I understand how CPUs work in general in RiscV, but things got a little complicated with pipeline and I don't get it why we need registers at all. For example, let's look at: When the ALU's input was ...
user avatar
  • 1
0 votes
0 answers
177 views

Alu architecture of a Hack Computer

I'm currently studying the ALU architecture (of a Hack computer) and how it works. As part of my assignments, I have been asked the following question: If we want the ALU to compute the function y-1, ...
user avatar
-1 votes
2 answers
84 views

Is it possible to build a computer whose "ALU" is a single NAND gate?

I am not asking about if it is possible to build a computer using only NAND gates, since that question has been asked infinite times. I wonder if it is possible to replace the “ALU” in the cpu of a ...
user avatar
  • 11
0 votes
0 answers
42 views

What is related to the no of instructions a CPU can handle at one time?

Which of the below choices is related to the number of instructions a CPU can handle at one time? A) 32bit word size B) 3GHz clock speed I think should be (A). 2^32 instruction at one time?
user avatar
  • 103
0 votes
1 answer
31 views

What are the width of data/control/address bus for a 32-bit CPU?

Are they exactly 32bits for a 32-bit CPU?
user avatar
  • 103
2 votes
2 answers
107 views

Mathematical models of computation that capture more advanced OS and CPU design features

The universal Turing machine is the standard theoretical model of a stored-program computer. While in one sense as general as possible (Turing completeness), it doesn't explicitly contain many of the ...
user avatar
  • 3,474
2 votes
0 answers
43 views

Supercomputers have millions of CPUs or cores. Is there a central chip or CPU that controls all the cores?

What device integrates and coordinates all the data from millions of CPUs/cores in a supercomputer? To call these cores CPUs (Central Processing Unit) seems wrong when they are not central at all but ...
user avatar
-3 votes
1 answer
28 views

8085 microprocessor connection of CPU data bus with RAM data bus

What would happen if the CPU data-bus bit 2 is connected to the RAM data-bit 5 and CPU data-bus bit 5 is connected to RAM data bit 2? Assume the rest of the connections are all right – explain.
user avatar
2 votes
0 answers
58 views

CPU utilization estimation

In the Modern Operating System by Andrew Tanenbaum, Herbert Bos the authors provide their explanation of the concept of CPU utilization in the following way: A better model is to look at CPU usage ...
user avatar
1 vote
1 answer
394 views

Do number of registers and width of register have to be the same?

I am studying Computer Architecture with MIPS-32. The example system has 32 registers with each register having a width of 32 bit. If I would want 128 registers instead of 32 registers, would I have ...
user avatar
0 votes
0 answers
60 views

How many percentage of total transistors in a CPU are used in each component?

I'm learning the basics of computers, and now trying to get some oversight of complexity of a CPU. Is there a rough trend for how transistors are allocated in a CPU? Intel 8008 for example, has 3500 ...
user avatar
  • 11
1 vote
0 answers
46 views

How a processor scales in terms of components

I'm still very early in understanding some computer science basics. I find it easiest to learn things when I have some oversight of what I can expect. Is there any trend to the number of logical gates ...
user avatar
  • 11
0 votes
1 answer
38 views

Is it possible to use one of the two processors for ML acceleration?

I have two processors (two different physical processors) with base frequencies 3.2 Ghz and 4.0 Ghz. I want to ask if there exist a method which I can use to the 3.2 Ghz processor for ML acceleration ...
user avatar
  • 35
1 vote
1 answer
79 views

How can an instruction be fetched every cycle?

From what I understand, in a pipelined CPU, every stage takes 1 cycle. But instructions are fetched from memory which takes up to ~150 cycles. The CPU fetches most instructions from the L1-cache, but ...
user avatar
  • 13
0 votes
1 answer
65 views

What determines bus speed?

I would like to know what determines bus speed in a CPU. I know about bus width, that all makes sense, but since electrical pulses travel at light speed I don't understand why bus speed is measured ...
user avatar
1 vote
1 answer
123 views

Do more registers increase clock cycle time?

While reading a book on computer organization, I ran into a design principle stating that "smaller is faster", indicating that fewer registers means less clock cycle time. Could you prove ...
user avatar
3 votes
1 answer
181 views

Data transfer between CPU, RAM and secondary storage

Could someone explain me how the CPU address the secondary storage? If the CPU needs data that are stored on a HDD (for example), could the CPU address the HDD directly? And the data are transfered ...
user avatar
  • 337
1 vote
1 answer
326 views

Memory Address Lines

I am reading a text book by David Tarnoff and there is something I do not understand, the section is on CPU and memory. The book states that the number of address lines going into a memory device ...
user avatar
  • 115
0 votes
1 answer
42 views

What would happen if while making a connection between memory and CPU, the address lines get's interchanged

While making a circuit connection between Micro Processor and Memory Chips, the Address Lines A0 and A1 got interchanged. Means A0 of address bus got connected wrongly with A1 of Memory chip and A1 of ...
user avatar
0 votes
0 answers
18 views

About clock cycles executed

i have a pretty basic question, but for example a cpu clock at 3ghz, does that mean it can do 3 billion cycles per second, or does it every second always will make since 3 billion cycles?
user avatar
  • 1
0 votes
2 answers
41 views

interactivity between RAM and CPU

I have a very silly question, when data is transferred from the RAM to the CPU is this data transferred "copies" of the original data stored inside the RAM?
user avatar
  • 1
0 votes
0 answers
88 views

Why interrupts can help to increase the efficiency of a user program that contains many I/O operations?

I am reading Computer Architecture & Organization by William Stallings to understand I/O operations. I get the general mechanisms of how interrupts are handled in computer systems, but the results ...
user avatar
0 votes
1 answer
39 views

Why do the following algorithms for Quadratic Primes perform so differently?

I'm trying to solve for https://projecteuler.net/problem=27, and I have to optimize one part of the implementation from slow() to fast(). Why do they perform so differently? I'm guessing branch ...
user avatar
  • 1
3 votes
1 answer
120 views

What is a Trace bit?

What is a trace bit in Processor Status register, I can't find any resource that describe about how it work, for now all I could find is that it take two bits 0,1 for Trace on/Trace off mode. Can ...
user avatar
  • 31
2 votes
1 answer
38 views

How do you "time" the measure of binary streams?

This is just something I've been wondering just out of curiosity. I apologize if this doesn't fall under the category of this forum, and if so feel free to divert me :) Whenever a computer does ...
user avatar
  • 23
0 votes
1 answer
40 views

Running an application that needs 6 threads on dual core processor

If a dual core processor have 4 threads, then what will happen if i run an application which uses more than 4 threads? And just to make sure i'm understanding what are threads in a cpu, when an ...
user avatar
  • 1
3 votes
1 answer
115 views

CPU scheduling Decisions

Operating System - CPU scheduling Decisions The question above talks about why CPU scheduling does not take place when ready to running. But I wonder why CPU scheduling does not take place when new ...
user avatar
0 votes
1 answer
77 views

how does the program change the clock speed of the processor?

bios is a program that checks all devices and starts the bootloader. but how does the CPU sync with the motherboard if the CPU clock settings are stored in the BIOS? Does the BIOS have CPU clock ...
user avatar
0 votes
0 answers
29 views

What would happen in this priority-based round-robin CPU scheduling algorithm case?

I've been implementing some kind of CPU Scheduling Algorithms in Python. And I am really confused with one of the cases what'd be implemented in this case. Let us assume that the time quantum is 10. ...
user avatar
12 votes
2 answers
3k views

How is conditional jump implemented in the CPU?

After reading the question I'm still not sure how CPU does branching. I understand that we have an instruction counter which points to the current instruction. And after performing conditional jump it ...
user avatar
  • 239
0 votes
1 answer
73 views

Are EAX , EBX registers 64 bit in length in modern processors [closed]

The EAX, EBX and ECX registers on a cpu are they 64 bits for a 64-bit cpu ?
user avatar
0 votes
0 answers
26 views

Why are registers name in assembly cryptic

Why are registers named so short - EAX, EBX,...etc They could have easily made the names more descriptive rather than encrypted like that.
user avatar

1
2 3 4 5