Skip to main content

Questions tagged [instruction-set]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
0 votes
3 answers
120 views

How many operands does the NOP instruction have?

At first I thought it is obvious, since the NOP instruction does not have any operand, we say it is zero-operand instruction. But then looking on the zero-operand ...
tbhaxor's user avatar
  • 208
1 vote
0 answers
39 views

Load Store Hazard

I recently had an interview to identify all of the hazards in the following instruction set. I was told by the interviewer that there was some hazard between instructions i3 and i4 and it's not a RAW ...
johnbon's user avatar
  • 11
0 votes
1 answer
40 views

What is the reason or advantage of having special purpose status flags for the result of comparisons? [duplicate]

The C semantics treat the result of a comparison or any true/false operation as just an int ...
CPlus's user avatar
  • 207
1 vote
1 answer
93 views

Is a CPU with a hybrid Instruction Set Architecture (ISA) possible?

Is it possible to (theoretically) develop a CPU having a hybrid ISA such that half of the cores in it use the x86 architecture and the other half uses the ARM architecture? The x86 cores would run the ...
ArijitKD's user avatar
1 vote
0 answers
33 views

Learn computer architecture and organisation via an oversimplified machine

I wish to learn CO&A (computer organisation and architecture) from scratch via some toy system and its simulator. I found the following resource: Toy Machine developed at Princeton University. Toy ...
anurag's user avatar
  • 111
0 votes
1 answer
80 views

Can a CPU instruction be split into 2 inputs?

Let's say there was a CPU with an input bus of 4 bits and the 4 bits are the opcode then the next 4 bits are the operand. It would just be an 8-bit instruction split in two. Is this possible and how ...
Thenboy's user avatar
  • 11
0 votes
2 answers
141 views

How does a CPU jump to a instruction thats no longer in ram?

Im designing my own CPU but I don't know how it jumps to an instruction that's no longer in ram. People have told me it puts the address in the SSD but for example, if the address were 3 in ram it ...
Thenboy's user avatar
  • 11
0 votes
1 answer
239 views

how to get the high 32-bit of the answer of two 32-bit integer multiple?

Recently, I study the instruction set of riscv32 and face a order as "mulh" which tends to multiply two 32-bits signed integers and store the high 32 value into the register. And here comes ...
Ecthelion's user avatar
0 votes
2 answers
203 views

Is a specialized hardware instruction always faster than a software implementation, and if so, is there a general reason?

I started wondering this after reading about the x86-SSE instruction rsqrtss being faster (and more accurate) than the Fast inverse square root. I have also read ...
BatWannaBe's user avatar
0 votes
4 answers
540 views

What is a procedure?

Non-computer scientist here, trying to understand what SICP (Structure and Interpretation of Computer Programs) means by a procedure, whether it matches the dictionary definition, and also how a ...
Piovezan's user avatar
  • 113
1 vote
1 answer
1k views

How are processor instructions stored in RAM?

I've recently been designing a simple 8-bit microprocessor, similar to the Intel 8008. It doesn't make use of anything advanced as pipelining, as my knowledge isn't at that level yet to know how to ...
Luca Armstrong's user avatar
1 vote
2 answers
1k views

How does instruction set architecture affects clock rate?

According to the computer organization and design RISC-V 2nd edition 2020, section 1.5, the following table states that ISA affects clock rate. Hardware or software component Affects what? How? ...
user153245's user avatar
0 votes
2 answers
85 views

Why scopes in general do not have prologue and epilogue instructions?

Data only accessible in a scope, seems to still be maintained by the stack. What is the reason that entering and exiting scopes (in general) does not do the same "prologue and epilogue" ...
user52174's user avatar
1 vote
1 answer
424 views

How can an instruction be fetched every cycle?

From what I understand, in a pipelined CPU, every stage takes 1 cycle. But instructions are fetched from memory which takes up to ~150 cycles. The CPU fetches most instructions from the L1-cache, but ...
seb's user avatar
  • 13
1 vote
2 answers
652 views

What kind of binary compatibility is present for 2 processors sharing an Instruction Set?

Consider Intel x86 and AMD x86 Processors. As I understand, since they use the same Instruction Set, in theory an application compiled for Intel x86 processor would run without any modification on ...
Shashank V M's user avatar