Questions tagged [memory-access]
The memory-access tag has no usage guidance.
38
questions with no upvoted or accepted answers
6
votes
0
answers
591
views
When there's no memory, should malloc or read/write fail?
To my surprise, I recently found out that Windows would fail a large memory allocation even if little of said memory is to actually be used, e.g. even if you don't want the swap, you better not ...
- 191
2
votes
1
answer
2k
views
How to find percentage of CPU time consumed during DMA operation?
Q) Consider 1MBps hard-disk is interfaced to the processor in a cycle stealing mode of DMA whenever $64$ bytes of data is available in the buffer,then it is transferred to main memory (1 word = 64 ...
- 63
2
votes
0
answers
6k
views
Solving for Hit Ratio of a Theoretical Memory System
Long time lurker, first time poster. The book I am reading is William Stalling's "Operating Systems: Internals and Design Principles" Seventh Edition.
Stalling's definition of hit ratio according to ...
- 21
2
votes
0
answers
2k
views
Will this address result in a cache hit or miss for these cache mapping functions?
The Problem: A CPU produces the following sequence of read addresses in hex.
Suppose the cache is empty to begin with and assuming an LRU replacement, determine whether each address ...
2
votes
2
answers
123
views
Applications affected by memory performance
I'm writing a paper on the topic of applications affected more by memory performance than processor performance. I've got a lot written regarding the gap between the two, however I can't seem to find ...
- 121
1
vote
3
answers
89
views
Is this how endianess work relative to memory?
So I've been trying to understand endianess for the past couple of days but I'm not sure if I'm overthinking this or not and I don't have anyone I can ask to confirm things.
Here is how I look at ...
- 111
1
vote
0
answers
248
views
How the data is transferred from main memory to hard disk?
I understand that data is transferred from the main memory to the CPU and vise versa using the data bus. But, I am unable to understand, how the data is being transferred from the main memory to the ...
- 11
1
vote
3
answers
771
views
Calculate the effective access time
This question seems to be causing a lot of debate and I'm wondering whether my working is correct.
A computer with a single cache (access time 20ns) and main memory (access
time 500ns) also uses the ...
- 11
1
vote
2
answers
67
views
Comparing Registers with 16-bits
I am given with this information:
"CMP OP1,OP2 will compare registers OP1 and OP2 if they are equal,
flag values will be ZF=1, CF=0,
if the first
operands value is greater flag values will be ZF=...
1
vote
0
answers
37
views
How is readiness of instructions fetched from RAM signaled to the CPU?
In simple CPU architectures, such as the one discussed here https://youtu.be/zltgXvg6r3k?t=109, an instruction loaded from RAM is executed exactly one clock cycle after it is loaded into the ...
- 111
1
vote
0
answers
32
views
Minimising total access time to elements in an array which is accessed sequentially
Starting with two examples:
for(i = 1; i<10; i++) {B[i] = 0;}
for(i = 1; i<10; i++) {B[2i] = 0;}
In the first example, ...
- 155
1
vote
0
answers
58
views
Approximate cache size & cache line size from optimal tile size
I wrote a program that multiplies two $N\times N$ matrices represented as 2D arrays by tiling the matrices into subsets with variable tile size. Each matrix element is an 8-Byte integer. I tested the ...
- 111
1
vote
0
answers
26
views
Addresses with no memory allocated
I've read that a program can crash if it tries to access addresses with no memory allocated. But, how is it possible that an address has no memory allocated? When does it happen?
- 133
1
vote
0
answers
40
views
Disk Scheduling for a Fragmented Hard-Drive
Recently In class I have been learning about simple disk scheduling algorithms such as FCFS, STTF, LOOK, LOOK-SCAN etc. From my understanding these algorithms schedule I/O requests depending on which ...
- 33
1
vote
0
answers
532
views
Why is the method of im2col with GEMM is more efficient than the method of direction implementation with SIMD in CNN
The convolutional layers are most computationally intense parts of Convolutional neural networks (CNNs).Currently the common approach to impement
convolutional layers is to expand the image into a ...
- 111
1
vote
0
answers
26
views
Seek time and latency on disc for a file that is stored sequentially?
Say there is a file that is sequentially organized over 2.5 tracks on a disc. I'm assuming there would be a non-zero value for seek time and latency when accessing the first track, but what about the ...
- 11
1
vote
0
answers
667
views
Dividing/Multiplying Numbers Stored in two memory locations
I have two numbers x and y.
The upper bits of x are stored at location m, while
the lower bits of x are stored at location n.
The upper bits of y are stored at location i, while
the lower bits of y ...
- 11
1
vote
0
answers
56
views
static paging vocabulary request
What is the term for an algorithm that always requests the same sequence of pages? I recall seeing this concept before but haven't been able to find anything on Google without more specific ...
- 1,702
1
vote
4
answers
6k
views
Difference between Sequential ,Direct and Random acess with their acess time
I'm stuck on a point while reading about these different accessing methods. As per author.
Sequential access
Memory is organized into units of data, called records.Access must be made in a ...
- 111
0
votes
0
answers
29
views
DMA mode: burst or cycle stealing -- how to know and set? What is blocked?
What component and mechanism determines which DMA transfer mode is used?
How can be identified what DMA mode is used by a device, let's say on Linux?
Let's consider a contemporary AMD or Intel x86-64 ...
0
votes
0
answers
48
views
How hardware write a byte in memory?
I want to know how hardwares write a byte in memory?
If there is difference between writing process in RAM and ROM I would like to know as well.
Specially I want to know:
Is hardware writes values ...
0
votes
0
answers
35
views
Performance of CPU with two caches
I was very confused how to solve the problem when there are two levels of cache, My doubt is how does we quantify the performance when there are two caches. Consider a problem like this
Cache L1 ...
user145450
0
votes
0
answers
106
views
Definition of the term "access efficiency" in the context of computer systems
In a two-level virtual memory, the memory access time for main memory, $t_M=10^{−8}$ sec, and the memory access time for the secondary memory, $t_D=10^{−3}$ sec. What must be the hit ratio, $H$ such ...
- 1,042
0
votes
2
answers
297
views
Find offset and page number given paged virtual memory address
I ran into this question in class:
Assume a machine that is 64-bit and has 8GB memory. They use a paged virtual memory where the page size is 4KB. You run the following program:
...
- 103
0
votes
2
answers
71
views
Select signals for memory mapped into common address space
I just got a hobby of studying this topic and it is quite intriguing. In one of the books, I came up with the following question:
A computing hardware is to be designed with a processor generating ...
- 339
0
votes
0
answers
184
views
How memory address decoders works?
I keep seeing 3 X 8, 4 X 16, etc. kind of decoders explained on youtube
4 is the input (address bus) and 16 is the output.
4 X 16 can only access 16 unique addresses.
What if I have thousands of ...
0
votes
0
answers
97
views
Unbanked access, banked access and common memory access
What are they and what are their differences?
Unbanked access
Banked access
Common memory access
[EDIT]
This question is originated from my reading of MPLAB XC8 PIC Assembler User's Guide where the ...
- 101
0
votes
2
answers
821
views
Hard Drive Seek Time using FIFO, SSF, SCAN
A hard disk spins at 6000 rpm (revolutions per minute), and it takes 100 μs (on average) for the head to traverse one track. Consider the following sequence of disk track requests: 27, 129, 110, 186, ...
- 101
0
votes
0
answers
69
views
Size of the data bus connecting CPU cache and RAM?
I'm reading about CPU caches and I read that typically, cache line sizes start from 32 bytes. Since memory is slower than CPU caches therefore data is frequently loaded from the RAM into the cache and ...
- 153
0
votes
0
answers
190
views
Storing binary tree with arbitrarily sized nodes without linked-list or large 32-bit pointers
So you can store a binary tree without pointers using a 1-D array:
Binary Trees can be represented using 1-D array in memory(Fig 1).The rule to store binary tree in array are :
The values of ...
- 2,103
0
votes
0
answers
41
views
Understanding the notation and concept behind March Tests
Some background on my question:
I have done some research into March Tests that are essentially access patterns for DRAM.
One example of these march tests in the MATS+ algorithm shown below with (I ...
0
votes
0
answers
70
views
What happens when accessing 0x00ABBA?
Given the following page table with a 24 Bit virtual address and 4KB page size and 4 byte long entries (%X means hexadecimal values):
I don't understand how to translate e.g. address %X00ABBA here. I ...
0
votes
0
answers
186
views
Direct Mapped Cache, textbook excerpt clarification, identifying block field
I have an excerpt from my textbook concerning direct mapped cache that I would like further clarification on, the text reads.....
"Consider the following example: Assume memory consists of 2^14 ...
0
votes
0
answers
354
views
What is the algorithmic complexity of DFS under the cache oblivious model?
Consider the basic non-recursive DFS algorithm on a graph G=(V,E) (python-like pseudocode below) that uses array-based adjacency lists, a couple of arrays of size V, and a dynamic array stack of size &...
- 1
0
votes
0
answers
384
views
Fully associative cache - calculate address tag bits?
I have the following task:
Main memory capacity = 64MB (B = byte)
Cache capacity = 64KB
Block size = 16B
Processor addressed information with address A = 0052A622h
Calculate address tag ...
- 11
0
votes
0
answers
137
views
Calculating Unique Addresses In Word Addressable Memory
According to a textbook assigned for my class, if I have memory that is
4M X 16, to address this memory (assuming word addressing), we need to be able to uniquely identify $2^{12}$ different items, ...
- 101
0
votes
0
answers
724
views
How do you calculate when effective access time is greater than cache access time?
I'm having trouble understanding how to calculate effective access time, hit ratios and cache access times. I'm unfamiliar with the concepts and would love help, or an explanation on how to solve this ...
- 101
0
votes
0
answers
418
views
Which of the following instructions can reference a memory location that is #1000 locations from the instruction?
I am working on a question from a practice computer organization exam. The answer key to one of the questions says that both LD and ...