Questions tagged [memory-hardware]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
0
votes
0answers
12 views

Memory Controller Actions

Can a memory controller read from memory and send from memory simultaneously and is the main system bus involved in this reading from memory? I posted a question I still do not understand but this is ...
2
votes
1answer
28 views

What is the nature of the two bits of data held in a computer memory cell?

I hope this question doesn't offend anyone. I start off by saying that I have and always had difficulty understand the language used in computer science so I have to interpret everything into the ...
1
vote
1answer
33 views

How LRU is used without special hardware?

I had been curious as to which page replacement algorithm is used in OSes like Windows and Linux. I could find that most information on the internet pointed at LRU(Least Recently Used) Algorithm. But ...
2
votes
1answer
35 views

How does software prefetching work with in order processors?

From prof. Onut Mutlu's slides on prefetching, this example has been shown as software prefetching: ...
0
votes
1answer
22 views

Are the number of entries in the TLB(Translation Lookaside Buffer) limited?

If not, then why aren't all the pages loaded into the TLB so that TLB misses never happen.
1
vote
1answer
48 views

Assembly Language Step By Step: Why deviate from the norm and design computers where the presence of voltage encodes a 0 bit?

That the presence of voltage across a switch encodes 12 is purely arbitrary... Jeff Duntemann's book mentions: We could as well have said that the lack of voltage indicates a binary 1 and vice versa (...
0
votes
0answers
18 views

Calculating the number of address lines needed for a memory in 3-dimensional memory array

Using address multiplexing where the address lines are used by the row and column selector of a 3-dimensional memory array with the third dimension being 8 bits, how many address lines are needed for ...
0
votes
0answers
20 views

Computing with Extra States

So, computing largely operates through states of 0 or 1, this I am aware of. But I do have a question, is there a meaningful difference in computing using more states. For example, 0, 1, and 2. ...
1
vote
1answer
39 views

Is RAM always volatile? [closed]

I understand that computer memory in typical modern computing systems (such as the laptop I am asking this question from) is generally involatile but in some exceptions, such as RAM, the memory is ...
0
votes
1answer
47 views

can a computer be totally made up of SRAM?

can a computer be totally made up of SRAM with no DRAM but with secondary memory and run an opreating system properly?
1
vote
0answers
43 views

What does “Memory of 128K by 9” means?

This is probably a very stupid question but I couldn't find an answer anywhere. I'm reading the Technical Reference book of the IBM PC XT and it says that "The system board also has from 128K by ...
1
vote
1answer
37 views

How can computer memory remember after the computer runs out of battery?

According to my fragile knowledge of computer hardware the way computers store information is by electric circuits. If there is current the bit is 1 if there isnt its 0. My question is after a ...
3
votes
1answer
37 views

A doubt on best media for a time capsule

So, I have some data to a time capsule project of mine. But the thing is, I need to know the best media on long-time scale to use as storage unity. The time range is 120 years. Now, I've been thinking ...
1
vote
1answer
154 views

Formula to see where a memory address can be depicted in cache?

I've been trying to find a formula that helps us identify where an address can be depicted in cache. I remember my professor talking about some kind of division but I can't find it in my textbook nor ...
0
votes
1answer
45 views

How do I compute the address of the next element?

I have to work on something , but I am making an error that I can not identify. Propably, it is going to sound simple to you but it's my first course on computer architecture and there is nothing in ...
1
vote
2answers
300 views

Is ROM primary memory or secondary memory?

According to this picture ROM is classified under Main Memory , but isn’t ROM a secondary storage because it’s external and non volatile ? Any clarification with reference links will be highly ...
0
votes
1answer
57 views

Number of hardware page tables and page directories kept in the MMU

How many hardware page tables (physical) and page directories are kept in the memory management unit? If a cpu has a 32 bit virtual address, the upper 10 bits are used for the page directory, the ...
0
votes
1answer
43 views

Segmented address / normal virtual address

In a cpu with segmented memory, can an address only be accessed with a segmented address, or can a normal virtual address also be used?
2
votes
2answers
99 views

How are programs split up into pages in Memory Paging?

I am a bit confused about how the logical addresses are generated in a paging memory architecture and where and when a program is split up into pages. I understand how logical addresses are translated ...
0
votes
1answer
38 views

Connection of different buses to memory

The address bus(of cpu) is connected to a digital decoder inside the memory which sets 1 pin logic high and activates the read/write operation of the memory let's say DRAM. Is the data bus(of cpu) ...
1
vote
0answers
52 views

Is it reasonable to assume modern computers can do hardware math with integers up to 2^64?

I was writing up an algorithm that involved knowing the size of integers my hardware can manage without having to resort to software implementations of math operations and the additional computational ...
0
votes
1answer
29 views

Reading process memory of computer A on computer B?

So I was wondering if there is a way of reading process memory of one device on another. So lets say a process is running on computer A, I then use some form of connection lan, pcie etc. Once the two ...
0
votes
0answers
27 views

how to calculate the speed of memory

I checked my Mac, it shows the memory is 16 GB 2400 Mhz, does it mean that the bandwidth is $ \dfrac{16\times1024}{8} \times 2400$, is there any thing wrong with that calculation, because the value ...
1
vote
1answer
75 views

Why does an inverted page table keep a chain of pages per frame when it can only store one of such pages?

I'm currently dealing with inverted page tables and how they work. If I understood correctly, an IPT is a table that maps a frame number to a PID and page number. The way this works is by having a ...
1
vote
0answers
30 views

Two Vs Dual Port RAM

Regarding the difference between Two Vs Dual Port RAM Here is what I understand: The first can read and write at the same time but can't read twice or read twice at the same time while the second can ...
0
votes
0answers
27 views

Hardware implementation of direct mapped , set associative mapped and fully associative cache

I have consulted many textbooks (Morris Mano, H.P Hayes, Hamacher, William Stallings) but could not find a standard and clear hardware implementation of each of the models of cache organization. It is ...
0
votes
0answers
24 views

Operations on row buffer in DRAM

I am trying to understand what is the hardware structure of the row buffer in the main memory. If there can be any shift operations or any other opeartions that can be made on the row buffer? Also, ...
-1
votes
1answer
33 views

There should be some common piece of hardware /firmware or software among different devices, isn't it?

There should be some common piece of hardware /firmware or software among different devices, isn't it? like among PCs, PlayStation, Xbox, Android phones or feature phones from pre 2008 era etc. Is ...
0
votes
1answer
89 views

IDE and EIDE data transfer speed

Why are data transfer speeds faster with EIDE than IDE? Wouldn't it be slower with the additional conversion of logical block addressing? What did they change to make it faster?
1
vote
1answer
33 views

How does virtual memory work when it need to save data in physical memory into disk?

I'm reading a textbook which desribe VM as: a data structure stored in physical memory known as a page table that maps virtual pages to physical pages. The address translation hardware reads the page ...
2
votes
2answers
163 views

Is all data stored in computers stored as machine code?

I know that the most basic (and least abstract) code for programming is machine code (with binary of 0s and 1s being the typical ...
0
votes
1answer
132 views

How much space an ascii character really takes on a 64 bit word addressable memory?

I know that an ASCII character needs 1 byte of memory for storage, but if a computer uses a 64-bit word addressable memory does it mean that the character actually takes 8 bytes even when only 1 byte ...
0
votes
1answer
62 views

Is address bus size same as physical address size and is that the same as word size?

I am having some confusion between address bus size, physical address size and word size however (I do understand that unit of memory access is word and when word size is one byte then it's known as ...
0
votes
0answers
24 views

What bus DIMM (RAM module) uses?

I know there are different types of BUS like PCI, SCSI, ISA etc. What specific type of bus (for address bus and data bus) do a DIMM module use ?
1
vote
1answer
89 views

How does computer memory store the file name?

I have this doubt for long time. When i save a notepad file, it takes the memory for the information in the file. let's say, I type 'ABC' in notepad and saved the filename as stack, it shows that the ...
2
votes
2answers
44 views

Optimal encoding scheme for semi-rewritable memory?

Let's define a "semi-rewritable" memory device as having the following properties: The initial blank media is initialised with all zeroes. When writing to the media, individual zeroes can ...
0
votes
1answer
329 views

Hard Drive Seek Time using FIFO, SSF, SCAN

A hard disk spins at 6000 rpm (revolutions per minute), and it takes 100 μs (on average) for the head to traverse one track. Consider the following sequence of disk track requests: 27, 129, 110, 186, ...
0
votes
0answers
36 views

Size of the data bus connecting CPU cache and RAM?

I'm reading about CPU caches and I read that typically, cache line sizes start from 32 bytes. Since memory is slower than CPU caches therefore data is frequently loaded from the RAM into the cache and ...
0
votes
1answer
104 views

Would it be possible for a new technology to make RAM obsolete?

If a new technology is invented for storage devices, which is the same as or speeder than RAM (bandwidth&lanecy), is it possible to make RAM obsolete and consider the storage device as the main ...
28
votes
3answers
8k views

Why is the Nintendo Entertainment System (NES) referred to as an 8-bit system, rather than a 1-byte system?

As far as I've understood it, referring to this system as an 8-bit system points out that one can access 8 bits of data in one instruction. While I understand that we're not saving vast amounts of ...
0
votes
0answers
23 views

How does software interact with the cpu in the fetch execute cycle?

As the question suggests, is there any interaction or relationships between any sort of software and the cpu during the fetch-execute cycle?
1
vote
1answer
836 views

Finding number of memory locations in chip

I was solving some old MCQs and found this question: A RAM chip has 7 address lines, 8 data lines and 2 chip select lines. Then the number of memory locations is _____. (A) $2^{12}$ (B) $2^{10}$ (C) $...
1
vote
3answers
555 views

The maximum decimal integer that can be stored in memory of 8-bit word processor computer?

Actually i am preparing for an exam and in the last year exam this que. was been asked. i.e The maximum decimal integer number that can be stored in memory of 8-bit word processor computer ? a)...
5
votes
3answers
1k views

Why is memory one dimensional?

Addresses in system programming languages like C are one dimensional (i.e. one number). This forces the programmer to make a decision whether matrices are stored "row major" or "column major" causing ...
1
vote
1answer
127 views

How does the hardware of a while loop work?

I know get how logical operators for if logic gates work, but I am trying to understand how while loops fit into that picture. I realize that this question is a bit vague. It all started because I was ...
1
vote
2answers
341 views

What other instructions are stored in the ROM?

Apart from the start-up instructions, what other programs are stored in the ROM?
0
votes
1answer
156 views

Can a 32-bit processor work with a 64-bit size word?

In a 32-bit byte addressable memory system, each "row" has 4 bytes and each byte has a 32-bit address. My question is: can I read and/or write word of length 64 bits from/to memory? In other terms, ...
2
votes
1answer
83 views

How memory controller reads from RAM with O(1) time complexity?

I am trying to understand how a RAM memory controller gets data with instant access while reading through the memory. Let's say initially, ram gets the data at address 0 and then to get the data at ...
2
votes
1answer
37 views

How does a dual core microprocessors run so many programs?

I have a laptop with Intel dual core and it runs, the OS windows, and many application from Opera, age of empires, word, excel etc open at once just fine. If it only has 2 cores, how can so many ...
0
votes
1answer
146 views

Distinction between paging and segmentation?

In my operating systems textbook, there is a paragraph which states: As for the contents of each PTE, we have a number of different bits in there worth understanding at some level. A valid bit is ...