Questions tagged [memory-hierarchy]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
0 votes
2 answers
43 views

When a CPU copies instructions from storage into RAM how does it jump to instructions no longer in RAM?

When a CPU needs to get more instructions from storage and copies them to RAM, how does the CPU jump to previous instructions that are no longer in the RAM? Would it have to copy the old instructions ...
Thenboy's user avatar
  • 11
0 votes
0 answers
29 views

I/O Complexity Analysis with Memory Hierarchies

How to go about analysing the I/O complexity when there are multiple levels of memory involved? Looking up I/O complexity analyses returns papers such as this one, which generally assume for ...
William Edwardson's user avatar
1 vote
1 answer
111 views

Breakdown of the Space Hierarchy Theorem

Say that we have two deterministic space complexity classes $SPACE(n^k)$ and $SPACE(f(n))$ where $f(n) = n^{k-1}$ when $n$ is odd and $f(n) = n^{k+1}$ when $n$ is even. Obviously, if $f(n)$ were ...
qc6518's user avatar
  • 33
1 vote
0 answers
73 views

Approximate cache size & cache line size from optimal tile size

I wrote a program that multiplies two $N\times N$ matrices represented as 2D arrays by tiling the matrices into subsets with variable tile size. Each matrix element is an 8-Byte integer. I tested the ...
Revoltechs's user avatar
1 vote
1 answer
3k views

LRU vs FIFO page replacement

I am wondering if there is an instance where FIFO results in less page faults than LRU. For example: 2,6,5,7... In this string, if I have to complete it by ...
user9179677's user avatar
1 vote
0 answers
581 views

Calculating miss rate for 2 way set associative cache

From my homework: Consider a 2-way set-associative cache with eight 32-byte blocks. Instructions and operands are 32-bits. There are an 8- bit data bus and a 16-bit address bus. A sample code is ...
Pete's user avatar
  • 11
1 vote
2 answers
136 views

How is an OS page stored in a k-way set-associative cache?

I have been reading about set-associative caches. As far as I have read, in case of n-way set-associative cache each way stores, a block (let's say 16 bytes) and therefore each set will be of size 16n ...
Sherry's user avatar
  • 11