Questions tagged [memory-hierarchy]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
-1
votes
0answers
13 views

What does it mean for a 16 bit processor that issues 24 bit address? [duplicate]

I was solving a problem from William Stallings' 8th edition, in the cache memory section. It was question 4.6, and is as follows: Given the following specifications for an external cache memory: ...
1
vote
0answers
8 views

Approximate cache size & cache line size from optimal tile size

I wrote a program that multiplies two $N\times N$ matrices represented as 2D arrays by tiling the matrices into subsets with variable tile size. Each matrix element is an 8-Byte integer. I tested the ...
0
votes
0answers
307 views

LRU vs FIFO page replacement

I am wondering if there is an instance where FIFO results in less page faults than LRU. For example: 2,6,5,7... In this string, if I have to complete it by ...
1
vote
0answers
259 views

Calculating miss rate for 2 way set associative cache

From my homework: Consider a 2-way set-associative cache with eight 32-byte blocks. Instructions and operands are 32-bits. There are an 8- bit data bus and a 16-bit address bus. A sample code is ...
1
vote
2answers
88 views

How is an OS page stored in a k-way set-associative cache?

I have been reading about set-associative caches. As far as I have read, in case of n-way set-associative cache each way stores, a block (let's say 16 bytes) and therefore each set will be of size 16n ...