Podcast #128: We chat with Kent C Dodds about why he loves React and discuss what life was like in the dark days before Git. Listen now.

Questions tagged [mips]

The tag has no usage guidance.

9 questions with no upvoted or accepted answers
Filter by
Sorted by
Tagged with
1
vote
0answers
21 views

Given a set of solutions, find an IP formulation with the same solution set

Input: A list of integer variables $x_1, ..., x_n$. A finite set of feasible solutions $S \subset \mathbb{Z}^n$. Task: Find an integer linear program (IP) on the integer variables $x_1,...,x_n$ ...
1
vote
0answers
364 views

MIPS Pipeline Hazards - Branch Delay Slot

I'm confused about this exercise. We have assembly code: ...
0
votes
0answers
21 views

Finding percentage memory utilization in pipelining architecture

I was solving problems from the exercise of the book "Computer Organization and Design" by Patterson. The problem reads like this: Consider stage latencies: ...
0
votes
0answers
54 views

How can I build an dependency table to prevent NOPS

Good morning. At the moment I try to understand pipelining of an MIPS processor. I know that, if I have a piece of Code and one instruction depends on the other, than we maybe could a have problem (...
0
votes
0answers
25 views

Pipelining and five stage of pipelining

I have a question did I write a good table for next code add r3,r2,47 sw r2,0(r1) lw r1,0(r2) lw r2,100(r1) sw r1,200(r2) sub r3,r5,r6 is this ok? I am not so ...
0
votes
0answers
22 views

Why does 1-bit predictor miss on first iteration of inner loop next time around?

My computer organization and architecture claims that with 1-bit predictor, there are 2 mispredicts. The first miss is when mistaken on last iteration of inner loop. The second one is as not taken ...
0
votes
2answers
240 views

Data hazard or forward in MIPS SW after LW in this case?

so we know data hazards may occur on data that is not ready yet and we can solve them by forwarding data in between the pipes. Look at this piece of code: ...
0
votes
0answers
638 views

Branch delay slots in MIPS architecture

I am dealing with a standard MIPS architecture. If I have a branch instruction, for instance, beq, I know the results of the comparison in execute. However, the branching logic is actually in memory ...
-1
votes
0answers
19 views

minimum number of bits required for R-type, I Type and J type instructions

I am new to Computer architecture and studying for a midterm and am stuck on this question, it will be much appreciated if someone could provide an easy to understand solution and briefly explain the ...