Questions tagged [shift-register]
The shift-register tag has no usage guidance.
10
questions
0
votes
0
answers
47
views
DJNZ command in Universal Register Machine
How do I represent DJNZ command of counting machine via commands of Universal Register Machine, those commands are CLR JNE INC and TR, via this commands i have to represent DJNZ command, any help ...
- 1
1
vote
1
answer
43
views
Generate degree-bound LFSR to approximate given sequence
Given an output sequence, $S$, we can use the Berlekamp-Massey algorithm to find the shortest LFSR, of order $n \leq |S|$, which exactly generates that sequence. Is it possible to efficiently compute ...
- 148
1
vote
0
answers
62
views
How to cascade register correctly?
Currently I have this 4 bit CPU as shown in the schematic diagram below.
What I wish to achieve:
Add one more output register to make the CPU output a total of 8 bits
Show alphabet using the 8 bits ...
- 21
1
vote
0
answers
105
views
How can I get 8 bits output from 4 bit CPU?
I am very new to Computer architecture. I am thinking to add one more output register to this 4 bit CPU as shown below. However, I am not sure should I connect the output register to the current CPU. ...
- 21
0
votes
0
answers
41
views
Asking for your help with LFSR, linear automaton
I am a software developer new to the site. I am currently learning about LFSR (linear feedback shift register). Every day I solve a question which is given to me, but today I am lost. I can not solve ...
1
vote
1
answer
278
views
What is the purpose of a single input, single output, bidirectional shift register?
(source: edu.au)
This is the sort of bidirectional shift register, I'm talking about.
I understand why the normal right shift is useful, but when you shift it left, all you're really doing is sending ...
- 111
1
vote
1
answer
70
views
For what $N$ does $2^N$ overflow?
Consider the following computation: 2^N (TWO TO THE POWER OF ‘N’, for Int. N>0),
being executed on a processor with 32 bit internal, user and ALU registers.
The registers rightmost bit is bit 0 and ...
- 111
0
votes
1
answer
89
views
Register Transfer Activity
In a simple architecture(not considering parallel architecture) how exactly this can be performed in a single clock cycle:
P:R1 <- R2, R2 <-R1
where R1 and R2 are registers and P is a control ...
- 119
4
votes
1
answer
554
views
LFSR sequence computation
I need to calculate the output of the sequence generated by this shift register but I cannot find anywhere how to do it. Everywhere the results are just given but there is no explanation how to do ...
- 143
13
votes
1
answer
4k
views
Choosing taps for Linear Feedback Shift Register
I am confused about how taps are chosen for Linear Feedback Shift Registers.
I have a diagram which shows a LFSR with connection polynomial $C(X) = X^5 + X^2 + 1$. The five stages are labelled: $R4, ...
- 357