New answers tagged

1 vote
Accepted

Function of data pin(s) in a single RAM chip

Each address in this RAM chip stores 4 bits. For example, you can write data 0100 to address 01010101010101010101 and then write data 0011 to address 00000000001111111111 and then read address ...
user253751's user avatar
  • 1,685
0 votes

What do "JAMZ", "JAMN", and "JMPC" stand for in Mic-1?

From this reference: http://wtkrieger.faculty.noctrl.edu/csc220_winter2014/lecture/note22.pdf, 12 bits control the selection of the next microinstruction: Addr (9 bits) - the address of the next ...
Yves Daoust's user avatar
  • 10.3k
2 votes

RISC-V execution model

In the terminology that you're using, RISC-V is a register-register ISA. For integer and floating point instructions: All arithmetic and logic operations take registers as operands and write the ...
Pseudonym's user avatar
  • 21.3k
0 votes

Assosciative mapping algorithm

Preliminaries In the case of a fully-associative or set-associative cache, there are multiple places where a cache line could be placed, which usually involves evicting an existing cache line. From ...
Pseudonym's user avatar
  • 21.3k

Top 50 recent answers are included