New answers tagged

4

Yes, that's correct. Assuming the speed of the cache doesn't change, a cache miss takes a fixed amount of time, and if the number of instructions per time unit increases, then more instructions get delayed because of the cache miss. Modern processors try different methods to counteract this. Obviously you can use bigger caches which may lead to fewer cache ...


Top 50 recent answers are included