New answers tagged cpu-cache
2
votes
Accepted
Is loading from L2 or L3 of multi level cache direct or require a transfer to L1
I am not aware of any x86 implementation that supported L1 cache bypassing for cacheable accesses unless one includes NT writes (which go to a special buffer and bypass all caches).
However, the MIPS ...
1
vote
Is loading from L2 or L3 of multi level cache direct or require a transfer to L1
Your processor may use read/write instructions to access hardware, in that case some pages will be marked as uncached, so a read of 4 bytes will directly read from an address that is most likely not ...
- 28.4k
Top 50 recent answers are included