New answers tagged

0 votes

Is there a CPU architecture which allows early register access?

Typically the destination register isn’t touched until the final result is stored. If you wanted for example an imul instruction where you can access intermediate results after one and two cycles plus ...
gnasher729's user avatar
  • 28.3k

Top 50 recent answers are included