Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with mips
Search options not deleted
user 83222
2
votes
Accepted
Why does this branch data hazard happen during the instruction decode stage?
In the MIPS pipeline, for branches and jumps, all of the arithmetic is done in the instruction decode portion of the pipeline. … See this MIPS handbook pg. 9, or this handy UCSD ppt. explaining the rationale for this design choice on slide 14. …
- 175
1
vote
1
answer
394
views
Why does this branch data hazard happen during the instruction decode stage?
Suppose I have the following MIPS code on a CPU with forwarding enabled:
L1: LW R2 0(R1)
ADDI R2 R2 2
SW R2 0(R1)
ADDI R1 R1 8
SUB R4 R1 R3
BNEZ R4 …
- 175