Skip to main content
Search type Search syntax
Tags [tag]
Exact "words here"
Author user:1234
user:me (yours)
Score score:3 (3+)
score:0 (none)
Answers answers:3 (3+)
answers:0 (none)
isaccepted:yes
hasaccepted:no
inquestion:1234
Views views:250
Code code:"if (foo != bar)"
Sections title:apples
body:"apples oranges"
URL url:"*.example.com"
Saves in:saves
Status closed:yes
duplicate:no
migrated:no
wiki:no
Types is:question
is:answer
Exclude -[tag]
-apples
For more details on advanced search visit our help page
Results tagged with
Search options answers only not deleted user 17408

A computation model in which the computation is described via circuits of various logic gates.

1 vote

Do CPUs have big circuits such as asynchronous multipliers or BCD to binary converters?

I thought a 7/3 adder was 18 gates and you'd need less than 1000 of those for a full 64x64 multiplier. No big deal. And about 4 n^2. There is absolutely no demand for BCD converters in hardware. Noth …
gnasher729's user avatar
  • 31.6k
1 vote

terminology: half adders, full adders

A "half adder" only does half the job: It adds two inputs x and y. A "full adder" does the full job: Most of the time, you need to process two inputs, plus a carry from another (half or full adder). A …
gnasher729's user avatar
  • 31.6k
1 vote

Binary logarithm of binary number using logic gates

So if we have two 2-bit circuits C1 and C2, then pos1 = C1.nonzero, non-zero = C1.non-zero or C0.non-zero, and pos0 = (C1.nonzero and C1.pos) or (not C1.nonzero or C0.pos). … So if you have 64 input bits, you need two 32-bit, four 16-bit, eight 8-bit, sixteen 4-bit, and thirty-two 2-bit circuits. …
gnasher729's user avatar
  • 31.6k
1 vote

Do computers have an optimal circuit for 64bit addition?

Lookup carry-select adder. An n-bit carry-select adder produces two outputs x+y and x+y+1. For a 64 bit adder, you use two 32-bit carry select adders. The lower 32 bits of the output are either xlo+yl …
gnasher729's user avatar
  • 31.6k
0 votes

Sum of 3 integers with full adder

To add three n bit numbers, there is a simple method. Take n one-bit full adders. Each full adder takes one bit of each of the three numbers as input, and generates a sum and a carry. You create o …
gnasher729's user avatar
  • 31.6k
0 votes
Accepted

Converting Boolean Expression for NAND Gate Implementation - DeMorgan's Law

You have the basic rule that (a or b) = not (not a and not b), so you use that repeatedly. The first application gave you B~CD + ACD = NAND(~(B~CD), ~(ACD)). You're almost there: NAND(~(B~CD), ~(ACD …
gnasher729's user avatar
  • 31.6k
0 votes

3 bit binary multiplier?

For an n-bit by n-bit multiplier you use $n^2$ ANDs which each give a single bit in some bit position. For example in a 64 bit multiplier $x_{52} and $y_{22} would be a bit in position 74. You arrange …
gnasher729's user avatar
  • 31.6k
1 vote

Check if n-bit number is divisible by 7

$8^k \cdot x \mod 7 = x \mod 7$, therefore we can split the number into groups of three bits and add these groups. Now you use a 3-2 adder: A 3-2 adder takes three n-bit inputs and creates one n-bit o …
gnasher729's user avatar
  • 31.6k
0 votes

How do you write a logic function to determine if one 2s complement binary number is less th...

If you have just two bit values A and B, then(A > B) = A AND NOT B, and (A >= B) = A OR NOT B. With two bits A1,A2 and B1,B2 (A > B) = (A1 > B1) OR (A1 >= B1) AND (A2 > B2), (A >= B) = (A1 > B1) OR (A …
gnasher729's user avatar
  • 31.6k
8 votes

Why is addition as fast as bit-wise operations in modern processors?

still faster by being very clever, still a bit faster by investing extraordinary amounts of hardware, and at last a processor can have a mixture of very fast very expensive and a bit slower and cheaper circuits
gnasher729's user avatar
  • 31.6k