Search Results
| Search type | Search syntax |
|---|---|
| Tags | [tag] |
| Exact | "words here" |
| Author |
user:1234 user:me (yours) |
| Score |
score:3 (3+) score:0 (none) |
| Answers |
answers:3 (3+) answers:0 (none) isaccepted:yes hasaccepted:no inquestion:1234 |
| Views | views:250 |
| Code | code:"if (foo != bar)" |
| Sections |
title:apples body:"apples oranges" |
| URL | url:"*.example.com" |
| Saves | in:saves |
| Status |
closed:yes duplicate:no migrated:no wiki:no |
| Types |
is:question is:answer |
| Exclude |
-[tag] -apples |
| For more details on advanced search visit our help page | |
Results tagged with cpu
Search options answers only
not deleted
user 12441
CPU, stands for Central Processing Unit. It is responsible for carrying out the instructions of a computer program by performing the basic arithmetic, logical, control and input/output (I/O) operations specified by the instructions.
3
votes
Accepted
Does using micro-operations require a higher clock rate than listed
That's not necessary, and also not how it is actually done. The way Skylake and most other microarchitectures executes multiple instructions in the same cycle is in parallel, not in sequence within a …
- 2,103
29
votes
Accepted
How is conditional jump implemented in the CPU?
The problem: to define conditional jump we need a conditional jump? I mean in order to evaluate an IF the processor has to evaluate condition and IF it's true, then jump, otherwise not. It's an endle …
- 2,103
0
votes
I need to test the speed of performing arithmetic operations on binary numbers
Basic CPU instructions have a latency (or in general, more than one) and a throughput. …
- 2,103
1
vote
Accepted
How efficient is register renaming?
But to perform the algorithm I described, you basically have to do register allocation in the CPU, right?
Yes, but since this happens as the code is running we have some advantages. …
- 2,103
4
votes
Accepted
How can instruction fetch and decode pipeline stages run simultaneously in a CPU with dynami...
As an instruction must be decoded before branch prediction can occur or be deemed unneeded,
That can be avoided. The fetch stage can do prediction based purely on the current PC, without looking …
- 2,103
6
votes
Accepted
Do number of registers and width of register have to be the same?
The number of registers and their width is not really related, they just happen to be the same in MIPS-32. You can look at other ISAs for different combinations of register width/number:
IA64: 128 64 …
- 2,103
3
votes
Accepted
How can an instruction be fetched every cycle?
So, how does the CPU fetch a new instruction every cycle, if it takes more than one cycle to even fetch an instruction? …
- 2,103